| | Se | ession: 2023-24 | | |
|--|---|---|--|---|
| | Part | A - Introductio | n | |
| Subject | | ELECTRONICS | | |
| Semester | | FIRST | | |
| Name of the Course | | Basic Digital Electronics | | |
| Course Code | | B23-ELE-103 | | |
| Course Type: (CC/MCC/MDC/CC- M/DSEC/VOC/DSE/PC/AEC/VAC) | | CC-M1 | | |
| Level of the course | | 100-199 | | |
| Pre-requisite for the course (if any) | | Physics as a Subject at 4.0 Level (Class XII) | | |
| Course Learning Outcomes (CLO): | To un conve To un To un To un To un maps To lea | iderstand the basis risions derstand the basis derstand the conderstand the conderstand the conderstand the conderstand arm and understand understand | ics of Boolean algebra cept and basics of diff ncept and minimization nd the use of various | ber systems and their and its theorems |
| Credits | Theory | | Practical | Total |
| | 1 | | 1 | 2 |
| Contact Hours | 15 | | 30 | 45 |
| Max. Marks: 50 (30 Th Internal Assessment Mark End Term Exam Marks: 2 | | 5 Practical | Exam Time: 3 Ho Practical | urs each for Theory & |
| | Part B- (| Contents of the | e Course | |
| Nine questions will be set in Question No. 1, which will remaining eight questions candidate will be required from each unit. | n all. All questi l be short answ will be set uni | er type covering t wise selecting | jual marks. the entire syllabus, w two questions from | each Unit I to IV. The |

| Unit | Topics | Contact Hours | |
|--|--|--------------------------------------|--|
| I | Number Systems: Introduction to Decimal, Binary, Octal, Hexadecimal Number Systems and their inter-conversions; BCD codes, Excess-3 codes, Gray codes, code conversions, binary arithmetic (addition, Subtraction, multiplication, division), 1's and 2's compliments and 9's and 10's compliments. | 3 | |
| II | Boolean Algebra: Postulates & theorems of Boolean algebra, Duality Principle, De-Morgan's Theorem. | 4 | |
| II | Logic Gates: Positive and Negative Logic, Basic Logic Gates: AND, OR, NOT (symbol, truth-table, circuit diagram, working); NAND, NOR, EX-OR, EX-NOR (symbol, truth table). | 4 | |
| V | Minimization Techniques: Reduction of Boolean expressions using Boolean Identities, SOP and POS form of Boolean functions, Karnaugh Map simplifications, implementations of SOP and POS form using NAND and NOR gates. | 4 | |
| /* | Note: A candidate is required to perform minimum 4 experiments out of the list provided during course of study in this semester. | 30 | |
| | Design of basis logic gates using discrete components. Study of different type of digital IC's :(functions, pin diagram, block diagram of various Digital ICs etc.). Data Sheet Analysis of Digital ICs (Quote the data sheet of any block diagram of various digital ICs etc.) | | |
| | two digital ICs in Laboratory File). 4. Realization of Boolean Identities on Digital Trainer Kit. 5. Digital trainer using AOI. 6. Digital trainer using NAND gates. 7. Realization of K-map expression on Digital Trainer Kit. | | |
| | Suggested Evaluation Methods | | |
| ≻ T • | hal Assessment: heory 10 Marks Class Participation: 4 Marks Seminar/presentation/assignment/quiz/class test etc.: | End Term Examination: 20 Marks | |
| Mid-Term Exam: 6 Marks Practicum 5 Marks Class Participation: Seminar/Demonstration/Viva-voce/Lab records etc.: 5 Marks Mid-Term Exam: | | 15 Marks | |
| | Part C-Learning Resources | | |
| Dig | mmended Books/e-resources/LMS: ital Electronics by R.P. Jain ital Computer Electronics by A. P. Malvino | | |